JEO7 Rac'd PC17PTO 2 7 MAR 2001

ATTORNEY'S DOCKET NO: 010288

U.S. DEPARTMENT OF COMMERCE	E, PATENT AND TRADEMARK OFFICE	DATE: March 27, 2001				
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		U.S. APPLN. NO. (if known):				
INTERNATIONAL APPLICATION NO.: PCT/JP00/05629	INTERNATIONAL FILING DATE: AUGUST 23, 2000	PRIORITY DATE CLAIMED: SEPTEMBER 21, 2000				
TITLE OF INVENTION: PLL CIRCUIT						
APPLICANT(S) FOR DO/EO/US: Takushi	KIMURA and Masamichi NAKAJIMA					
Applicant hereby submits to the United S	States Designated/Elected Office (DO/EO/US) the f	following items and other information:				
1. XX This is a FIRST submission of	items concerning a filing under 35 U.S.C. 371.					
2. This is a SECOND or SUBSEQ	UENT submission of items concerning a filing und	der 35 U.S.C. 371.				
	national examination procedures (35 USC 371(f)) set in 35 USC 371(b) and PCT Articles 22 and 3					
4 A proper Demand for Internation date.	4 A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.					
5. XX A copy of the International App	olication as filed (35 U.S.C. 371(c)(2)):					
b has been transmitted						
6. XX A translation of the Internation	al Application into English (35 U.S.C. 371(c)(2)).					
7. XX Amendments to the claims of t	the International Application under PCT Article 19	(35 U.S.C. 371(c)(3))				
 a are transmitted herewith (required only if not transmitted by the International Bureau). b have been transmitted by the International Bureau. c have not been made; however, the time limit for making such amendments has NOT expired. d. XX have not been made and will not be made. 						
8 A translation of the amendmen	its to the claims under PCT Article 19 (35 U.S.C.	371(c)(3)).				
9 An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).						
10 A translation of the annexes to	10 A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).					
ITEMS 11. TO 16. BELOW CONCERN O	OTHER DOCUMENT(S) OR INFORMATION INCLU	IDED:				
11. XX An Information Disclosure State references	ement under 37 CFR 1.97 and 1.98 together with	h the international search report and 2				
	An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. ASSIGNEE NAME AND ADDRESS: <u>FUJITSU GENERAL LTD</u> , Kawasaki, Japan					
13 A FIRST preliminary amendmen A SECOND or SUBSEQUENT p						
14 A substitute specification.						
15 A change of power of attorney a	15 A change of power of attorney and/or address letter.					
16. XX Other items or information: 4 s	sheets of drawings.					

可以

ř

JC08 Rec'd PCT/PTO 2 7 MAR 2001

ATTORNEY'S DOCKET NO: 010288

U.S. APPLICATION	806 054	INTERNATIONAL PCT,	APPLICATION NO. /JP00/05629	DATE: March 27	, 2001	
17. X The followi	ng fees are submitte	ed:		CALCULATIONS	_	PTO USE ONLY
Basic National For Search Report ha						
International preliminary examination fee paid to USPTO (37 CFR 1.482)						
No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2))						
Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO						,
International preliminary examination fee (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4)						
ENTER APPROPRIATE BASIC FEE AMOUNT =				\$ 860.00		
Surcharge of \$13	0.00 for furnishing tom the earliest claim	he oath or declarati ed priority date (37	on later than <u>x</u> 20 DVR 1.492(e)).	\$ 130.00		
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE			
TOTAL	12 -20 =		X \$ 18.00			
INDEPENDENT	1 - 3 =		X \$ 80.00			
Multiple depende	nt claims(s) (if appli	cable)	+ \$270.00	\$ 270.00		
TOTAL OF ABOVE CALCULATIONS =				\$ 1,260.00		
Reduction by 1/2 1.28).	for filing by small er	ntity, if applicable.	(Note 37 CFR 1.9, 1.27,			
SUBTOTAL =				\$12,60.00		
Processing fee of \$130.00 for furnishing the English translation later than 20 30 months from the earliest claimed priority date (37 CFR 1.492(f)). +						
TOTAL NATIONAL FEE =			\$1,260.00			
Fee for recording must be accompa	the enclosed assignanced by an appropri	ment (37 CFR 1.21 ate cover sheet (37	(h)). The assignment CFR 3.28, 3.31). \$40.00 per property +			
TOTAL FEES ENCLOSED =			\$ 1,260.00			
				Amount to be:	refunded	\$
					charged	\$

JC08 Rec'd PCT/PTO 2 7 MAR 2001

ATTORNEY'S DOCKET NO: 010288

INTERNATIONAL APPLICATION NO. DATE: March 27, 2001 U.S. APPLICATION NO. (if known) 09/806054 PCT/JP00/05629 A check in the amount of \$1,260.00 to cover the above fees is enclosed. (\$860.00 for filing fee; \$270.00 for multiple a. XX dependent claims and \$130.00 for late filing of the declaration). (This paper is filed in triplicate) Please charge my Deposit Account No. 01-2340 in the amount of \$___ to cover the above fees. (A duplicate copy of this sheet is enclosed.) The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to c. <u>X</u> Deposit Account No. 01-2340. Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR NOTE: 1.137(a) or (b)) must be filed to request that the application be restored to pending status. Send All Correspondence To: PATENT TRADEMARK OFFICE

> William L. Brooks NAME

34,129

REGISTRATION NUMBER

WLB/yap

ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON, LLP Suite 1000,1725 K Street, N W Washington, D C 20006 Tel: (202) 659-2930 Fax: (202) 887-0357

And the state of t

Group Art Unit: Unassigned

JC17 Rec'd PCT/PTO 2 5 MAY 2001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Takushi KIMURA et al.

Serial Number: 09/806,054

Filed: March 27, 2001 Examiner: Unassigned

For: PLL CIRCUIT

PRELIMINARY AMENDMENT

Commissioner for Patents Washington, D.C. 20231

May 25, 2001

Sir:

Prior to examination on the merits, please amend the above-identified application as follows:

IN THE SPECIFICATION:

Amend the specification as follows:

Please replace the paragraph beginning at page 11, line 24 with the following rewritten paragraph:

Further, in the above description, the operation stoppage state of the PLL circuit is judged by the presence/absence of an output signal of the frequency divider 4. However, the operation stoppage state of the PLL circuit may be judged by detecting whether or not the oscillation frequency fck of the voltage control oscillator 3 is a frequency of a predetermined value or more. In [the later]

U.S. Patent Application Serial No. 09/806,054

this case, the signal of the frequency fck may be converted into a voltage signal by a frequency/voltage converter, and this voltage signal compared with a predetermined value by a voltage comparator.

IN THE CLAIMS:

Р

Cancel claim 3.

Amend claim 1 as follows:

1. (Amended) A PLL circuit in which a phase comparator, a loop filter, a voltage control oscillator and a frequency divider are successively loop-connected, said PLL circuit comprising:

operation stoppage detecting means for detecting that PLL operation has stopped, said detection being effected on the basis of an output signal from said voltage control oscillator or said frequency divider; and

control means for, when said operation stoppage detecting means detects stoppage of operation, controlling the voltage control oscillator such that an oscillation frequency of the voltage control oscillator is low.

U.S. Patent Application Serial No. 09/806,054

REMARKS

Claims 1-2 and 4-6 are pending in this application, of which claim 1 has been amended.

Claim 3 has been canceled. No new claims have been added.

The claims are now in condition for examination.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page is captioned "VERSION WITH MARKINGS TO SHOW CHANGES MADE".

In the event that this paper is not timely filed, Applicants respectfully petition for an appropriate extension of time. The fees for such an extension or any other fees which may be due with respect to this paper, may be charged to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON, LLP

Wus Dud

William L. Brooks
Attorney for Applicants

Reg. No. 34,129

Atty. Docket No. 010288 Suite 1000 1725 K Street, N.W. Washington, D.C. 20006

Tel: (202) 659-2930

WLB:mlg

Enclosures: Version With Markings To Show Changes Made

U.S. Patent Application Serial No. 09/806,054

VERSION WITH MARKINGS TO SHOW CHANGES MADE

In the Specification:

The specification has been amended as follows:

Paragraph beginning at line 24 of page 11 has been amended as follows:

Further, in the above description, the operation stoppage state of the PLL circuit is judged by the presence/absence of an output signal of the frequency divider 4. However, the operation stoppage state of the PLL circuit may be judged by detecting [by a separately provided voltage comparator whether or not the control voltage Va of the voltage control oscillator 3 is less than or equal to a predetermined level, or by detecting] whether or not the oscillation frequency fck of the voltage control oscillator 3 is a frequency of a predetermined value or more. In [the later] this case, the signal of the frequency fck may be converted into a voltage signal by a frequency/voltage converter, and this voltage signal compared with a predetermined value by a voltage comparator.

In the Claims:

Claim 3 has been canceled.

Claim 1 has been amended as follows:

4/PRTS

09/806054

JC08 Rec'd PCT/PTO 2 7 MAR 2001

 $(x, \frac{1}{2}, x^{T_{1}}, x^{T_{1}}, x^{T_{1}}, x^{T_{1}}) = \frac{1}{2}(x^{T_{1}}, x^{T_{1}}, x^{T_{1}}, x^{T_{1}}, x^{T_{1}}, x^{T_{1}})$ (2.17)

SPECIFICATION

PLL CIRCUIT

Technical Field

The present invention relates to a PLL circuit which generates and outputs a frequency signal which has a predetermined relationship with a reference frequency signal, and in particular, to a PLL circuit which enacts countermeasures in cases in which PLL operation stops.

Background Technology

As illustrated in Fig. 7, in a PLL circuit, phases of a reference signal fr and a comparison signal fc are compared at a phase comparator 101 which is formed by an exclusive OR circuit or the like. The signal of the results of comparison is smoothed at a loop filter 102 to become a control voltage Vc. The frequency oscillated by a voltage control oscillator (VCO) 103 is controlled by this control voltage Vc, and the frequency signal fck obtained thereat is the output frequency signal. This output frequency signal fck is inputted to a frequency divider 104, and there, the frequency is made to be 1/N and the resulting signal is inputted as the comparison signal fc to the phase comparator 101.

At the PLL circuit, the entire circuit is operated such that, given that the frequency of the reference signal fr is fr, the frequency of the comparison signal fc is fc, and the frequency of the oscillation frequency signal fck is fck, in a

synchronized state, the relational formulas

 $fr \cong fc$, fc = fck/N

are satisfied, such that the comparison signal fc always follows the reference signal fr.

When an analog image signal is digitally processed, a PLL circuit such as that described above is used in order to generate a sampling clock. The frequency of the sampling clock extends over a wide range of from 10MHz to 100MHz or more depending on the type of image signal.

Therefore, there are cases in which it is demanded of the voltage control oscillator 103 that the maximum/minimum frequency ratio of the oscillation frequency thereof is two times or more, and that the oscillation frequency is greater than or equal to 200MHz. A voltage control oscillator of a wide frequency range that can cover such cases is used.

However, in a PLL circuit having a voltage control oscillator of such a wide frequency range, when the oscillation frequency is higher than needed, the circuit of a portion which forms the PLL circuit may not able to follow, and PLL operation may stop. Such a situation occurs, for example, when the reference signal fr changes suddenly (the input signal becomes on/off, or the like) and the oscillation frequency varies greatly until a synchronized stable state is reached, or when the frequency of the reference signal fr is increased greatly and the oscillation frequency is increased, and the like.

In such cases, the frequency dividing operation of the frequency dividing circuit 104 is not able to follow, and the

great the state of the state of the state of

output signal, i.e., the comparison signal fc, disappears. Thus, the phase comparator 101 judges that the oscillation frequency of the voltage control oscillator 103 has fallen, operates such that the oscillation frequency is increased, and boosts the control voltage Vc to the maximum oscillation frequency. When such a state arises, even if this state is temporary, it is impossible for operation to return to normal by itself.

Therefore, conventionally, in order to have the oscillation frequency fck of the voltage control oscillator 103 not exceed the operating limit frequencies of the other circuits forming the PLL circuit, a voltage limiting circuit 105 such as that illustrated in Fig. 8 was inserted between the voltage control oscillator 103 and the loop filter 102, so as to provide an upper limit for the control voltage Vc.

In the voltage limiting circuit 105 of Fig. 8, the maximum value of the control voltage Vc is limited by a voltage-regulator diode ZD, and, as illustrated in Fig. 9, the oscillation frequency of the voltage control oscillator 103 is limited to fd which is sufficiently lower than the maximum value fmax. As a result, the frequency fck, which oscillates at the voltage control oscillator 103, is in the range from the minimum frequency fmin to the upper limit frequency fd, and the above-described problem can be avoided.

However, in a method in which the control voltage Vc inputted to the voltage control oscillator 103 is directly limited by the voltage limiting circuit 105 in this way, there were the problems that the dispersion in the characteristics

of the voltage-regulator diode ZD which is the limiting element of the voltage limiting circuit 105, and the dispersion in the oscillation frequency fck at the voltage control oscillator 103 with respect to the control voltage Vc, had to be newly corrected, and further, that the oscillation frequency of the PLL circuit had to be limited with sufficient margin from the operation frequency (target frequency) of the PLL circuit.

Therefore, an object of the present invention is to provide a PLL circuit which can easily return to normal, even if the voltage control oscillator oscillates abnormally and PLL operation stops.

DISCLOSURE OF THE INVENTION

In the present invention, a PLL circuit in which a phase comparator, a loop filter, a voltage control oscillator and a frequency divider are successively loop-connected, comprises: operation stoppage detecting means for detecting that PLL operation has stopped; and control means for, when said operation stoppage detecting means detects stoppage of operation, controlling the voltage control oscillator such that an oscillation frequency of the voltage control oscillator is low. In this way, when the oscillation frequency of the voltage control oscillator exceeds a predetermined value and the PLL circuit stops operating, operation can quickly be returned to normal by a simple structure.

BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a block diagram of a PLL circuit of a first embodiment of the present invention.
- Fig. 2 is a block diagram of a comparison signal presence/absence detector.
- Fig. 3 is a timing chart of operation of the comparison signal presence/absence detector.
 - Fig. 4 is a block diagram of a phase comparator.
- Fig. 5 is an operation characteristic diagram of forced return of a voltage control oscillator at the time of abnormal oscillation.
- Fig. 6 is a block diagram of a PLL circuit of a second embodiment of the present invention.
- Fig. 7 is a block diagram of a conventional, general PLL circuit.
 - Fig. 8 is a circuit diagram of a voltage limiting circuit.
- Fig. 9 is a characteristic diagram of oscillation frequency with respect to control voltage of the voltage control oscillator.

PREFERRED EMBODIMENT FOR IMPLEMENTING THE INVENTION

Fig. 1 is a block diagram of a PLL circuit of an embodiment of the present invention. 1 is a phase comparator which compares phases of a reference signal fr and a comparison signal fc and outputs a signal which corresponds to the results of the comparison, 2 is a loop filter which smoothes the comparison signal, 3 is a voltage control oscillator which oscillates a signal fck of a frequency which is proportional to an inputted

control voltage Vc, 4 is a frequency divider which frequency-divides the frequency of an inputted signal into 1/N, and 5 is a comparison signal presence/absence detector (operation stoppage detecting means) which detects the presence/absence of the comparison signal fc.

In this way, in the present embodiment, the comparison signal presence/absence detector 5 is connected to the output side of the frequency divider 4. When it is detected there that there is no comparison signal fc, the signal outputted from the phase comparator 1 is a signal which controls the oscillation frequency fck of the voltage control oscillator 3 to a low frequency.

Fig. 2 is a block diagram which illustrates the internal structure of the comparison signal presence/absence detector 5. 51, 52 are DFF circuits, and 53, 54 are inverters. Here, a high level signal is inputted to the D terminal of the DFF circuit 51, and a test signal ft generated independently (and having a frequency less than or equal to 1/2 of the comparison signal fc and a duty ratio of 50%) is inputted to the CK terminal of the DFF circuit 51. The comparison signal fc is inputted to the R (reset) terminal of the DFF circuit 51 via the inverter 54. Further, in the DFF circuit 52, a signal from the Q1 terminal of the DFF circuit 51 is inputted to the D terminal of the DFF circuit 52, and the test signal ft is inverted at the inverter 53 and inputted to the CK terminal of the DFF circuit 52.

Fig. 3 is a timing chart of operation of the comparison signal presence/absence detector 5. Each time the test signal

ft rises, the Q1 terminal of the DFF circuit 51 senses a high level of the D terminal and becomes a high level. When the comparison signal fc rises, the Q1 terminal of the DFF circuit 51 is reset and becomes a low level. The DFF circuit 52 outputs, to the Q2 terminal, data of the D terminal at the time the electric potential of the CK terminal rises.

Therefore, when the comparison signal fc changes from $H\rightarrow L\rightarrow H\rightarrow ...$ at a predetermined period, even if the Q1 terminal of the DFF circuit 51 becomes a high level at the rise of the test signal ft, thereafter, the Q1 terminal of the DFF circuit 51 is reset at the rise of the comparison signal fc. Thus, thereafter, even if the test signal ft falls, the Q2 terminal of the DFF circuit 52 does not become a high level.

However, when there is no comparison signal fc, in other words, when the comparison signal fc does not change to a high level, the DFF circuit 51 is not reset. When the test signal ft falls, the DFF circuit 52 senses the high level signal of the Q1 terminal and outputs it as a high level signal to the Q2 terminal, and thereafter continues this operation. Note that, thereafter, when the comparison signal fc starts to change again, the Q2 terminal of the DFF circuit 52 returns to a low level.

Fig. 4 is a block diagram which illustrates the internal structure of the phase comparator 1 which is controlled by the signal detected at the comparison signal presence/absence detector 5. 11 is a phase comparing portion which is formed by an exclusive OR gate or the like, 12 is a three state buffer, 13 is an OR gate, and 14 is a switch circuit. The three state

buffer 12, the OR gate 13 and the switch circuit 14 form a control means. When the phase of the comparison signal fc is ahead of that of the reference signal fr, the phase comparing portion 11 makes an output terminal 11a a low level. Conversely, when the phase of the comparison signal fc is later than that of the reference signal fr, the phase comparing portion 11 makes the output terminal 11a a high level. The level is indefinite at times other than the times of phase comparison. Moreover, when there is a phase difference between the comparison signal fc and the reference signal fr, a control terminal 11b of the phase comparing portion 11 is a high level, and at other times, is a low level.

Here, the OR gate 13 takes the logical sum of a control signal outputted from the control terminal 11b of the phase comparing portion 11 and a detection signal Va detected at the comparison signal presence/absence detector 5, and sends the logical sum to the control terminal of the buffer 12. Further, a signal of the output terminal 11a of the phase comparing portion 11 is inputted to the input side of the buffer 12 via the switch circuit 14. Moreover, the switch circuit 14 switches to the ground side (low level) when the detection signal Va becomes a high level.

Therefore, when the detection signal Va of the comparison signal presence/absence detector 5 is a signal-exists signal, in other words, when the detection signal Va is low level, the buffer 12 is controlled according to the signal of the control terminal 11b of the phase comparing portion 11. Namely, during

the time in which there is a phase offset between the comparison signal fc and the reference signal fr, the control terminal 11b is high level. Therefore, the buffer 12 is ON such that a signal can pass between the input and the output, and the signal of the output terminal 11a of the phase comparing portion 11 is outputted as it is via the switch circuit 14, and normal operation is carried out. When there is no phase offset (at times of PLL lock), the signal of the control terminal 11b is at a low level, and the output of the buffer 12 is high impedance. Due to the signal held at the loop filter 2 which is downstream of the phase comparator 1, thereafter, the voltage control oscillator 3 oscillates a constant frequency signal.

On the other hand, when the detection signal Va of the comparison signal presence/absence detector 5 is a signal-does-not-exist signal, in other words, when the detection signal Va is high level, the output of the switch circuit 14 is low level, and the buffer 12 turns ON such that a signal can pass between the input and the output. Therefore, the low level signal outputted from the switch circuit 14 is outputted as it is. Accordingly, the low level signal is inputted to the loop filter 2, and the control voltage Vc which is inputted to the voltage control oscillator 4 is low level, and the frequency oscillated thereat is low.

Fig. 5 is a diagram which illustrates an operation characteristic of the voltage control oscillator 3. fo is a target frequency of the frequency signal fck, fmax is an oscillation upper limit frequency, fmin is a oscillation lower

limit frequency, and flimit is an input frequency which is an operating limit of the frequency divider 4. When the oscillation frequency fck is greater than the operating limit frequency flimit, the comparison signal fc disappears. Thus, as described above, the output signal of the phase comparator 1 is controlled to a low level, and the oscillation frequency of the voltage control oscillator 3 is controlled to a low frequency. In this way, when the oscillation frequency fck decreases and becomes less than the operating limit frequency flimit, the frequency divider 4 starts to operate again, and the PLL circuit returns to original operation, and the oscillation frequency fck settles to the target frequency fo.

In this way, in the present embodiment, even if the voltage control oscillator 3 oscillates abnormally and operation of the frequency divider 4 stops, this is sensed, and the voltage control oscillator 3 is controlled in the direction in which its oscillation frequency falls. Therefore, operation immediately returns to normal.

Fig. 6 is a block diagram which illustrates the structure of a PLL circuit of another embodiment. Here, a switch circuit 6 is connected between the frequency divider 4 and the phase comparator 1. At normal times, the switch circuit 6 is controlled such that the frequency divider 4 and the phase comparator 1 are connected to each other by the switch circuit 6. When it is detected at the comparison signal presence/absence detector 5 that there is no comparison signal, the switch circuit 6 is controlled so that a dummy pulse is inputted from

and the first of the second of

a dummy pulse generator 7 as the comparison signal fc which is inputted to the phase comparator 1. The switch circuit 6 and the dummy pulse generator 7 form the control means.

At times of normal operation, the dummy pulse may be a signal which is a higher frequency than a frequency of the frequency signal outputted from the frequency divider 4. In this way, in the present embodiment as well, when the voltage control oscillator 3 oscillates abnormally and the operation of the frequency divider 4 stops, operation can be returned to normal immediately.

Note that in the above-described embodiments, the output signal of the phase comparator 1 is forcibly made to be a special signal (low level signal) by the detection signal Va of the comparison signal presence/absence detector 5, or a special dummy pulse is inputted as the comparison signal to the phase comparator 1. However, the above-described embodiments are not limited to the same. For example, the control voltage Vc of the voltage control oscillator 3 may be controlled directly by the detection signal Va of the comparison signal presence/absence detector 5 such that the oscillation frequency of the voltage control oscillator 3 is controlled to a specific low frequency. No special accuracy is demanded of this specific low frequency at this time.

Further, in the above description, the operation stoppage state of the PLL circuit is judged by the presence/absence of an output signal of the frequency divider 4. However, the operation stoppage state of the PLL circuit may be judged by

detecting by a separately provided voltage comparator whether or not the control voltage Va of the voltage control oscillator 3 is less than or equal to a predetermined level, or by detecting whether or not the oscillation frequency fck of the voltage control oscillator 3 is a frequency of a predetermined value or more. In the latter case, the signal of the frequency fck may be converted into a voltage signal by a frequency/voltage converter, and this voltage signal compared with a predetermined value by a voltage comparator.

INDUSTRIAL APPLICABILITY

From the above, in accordance with the present invention, there is the advantage that, when an oscillation frequency of a voltage control oscillator exceeds a predetermined value and a PLL circuit stops operating, operation can return to normal quickly with a simple structure. The present invention is suitable for generation of a sampling clock of a wide range which is used when digitally processing analog image signals, and for the like.

What is claimed is:

- 1. A PLL circuit in which a phase comparator, a loop filter, a voltage control oscillator and a frequency divider are successively loop-connected, said PLL circuit comprising: operation stoppage detecting means for detecting that PLL operation has stopped; and control means for, when said operation stoppage detecting means detects stoppage of operation, controlling the voltage control oscillator such that an oscillation frequency of the voltage control oscillator is low.
- 2. A PLL circuit according to claim 1, wherein said operation stoppage detecting means is a means for detecting presence/absence of an output signal of the frequency divider.
- 3. A PLL circuit according to claim 1, wherein said operation stoppage detecting means is a means for detecting whether or not a control voltage of the voltage control oscillator is a value that oscillates a frequency which is greater than or equal to a predetermined value.
- 4. A PLL circuit according to claim 1, wherein said operation stoppage detecting means is a means for detecting whether or not an oscillation frequency of the voltage control oscillator is value higher than a predetermined value.

5. A PLL circuit according to any one of claims 1 through 4, wherein said control means is a means for switching an output of the phase comparator to a value at which an oscillation frequency of the voltage control oscillator decreases.

 $(x,y) = \{x \in \mathcal{C}_{p}^{(1)}(x,y) : y \in \mathcal{C}(A(n)) \mid y \in \mathcal{C}(A(n)) = 0\}$

6. A PLL circuit according to any one of claims 1 through 4, wherein said control means is a means for switching a comparison signal inputted to the phase comparator such that an oscillation frequency of the voltage control oscillator decreases.

ABSTRACT

When a voltage oscillator oscillates abnormally and a PLL circuit stops operating, in order to return to normal operation quickly, presence/absence of a comparison signal (fc) outputted from a frequency divider (4) is detected, and at times when there is no comparison signal (fc), an output signal of a phase comparator (4) is forcibly controlled to a low level temporarily, and an oscillation frequency of a voltage control oscillator (3) is decreased. The present invention is suitable for generation of a sampling clock of a wide range which is used when digitally processing analog image signals, and for the like.

 $(x,y,y) = (x,y)_{x\in \mathbb{R}^n} (x,y)_{x\in \mathbb{R}^n}$

FIG.1




FIG.2




FIG.3





FIG.4



 $\{(\underline{a},\underline{a},\underline{a},\underline{b})^{(1)}, (\underline{a},\underline{a},\underline{a},\underline{a},\underline{a})\} = \{(\underline{a},\underline{b})^{(1)}, (\underline{a},\underline{b})^{(1)}, (\underline{a},\underline$

FIG.5




FIG.6




FIG.7

भूतामः न्यू आ




FIG.8





FIG.9



 \boxtimes

ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON, LLP

Declaration for U.S. Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

_ (if applicable).

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled (Insert Title) PLL CIRCUIT

was filed on August 23, 2000 as PCT International Application Number PCT/JP00/05629 and was amended on

the specification of which is attached hereto unless the following is checked

•	have reviewed and understanendment referred to above.	and the contents of the	ne above-identified specification	, including the claim(s), as
I acknowledge the c Regulations, § 1.56	•	which is material to	patentability as defined in Title	37, Code of Federal
or inventor's certifi		also identified below	es Code, § 119 (a) - (d) of any for any foreign application for pater is claimed:	
	11/0/51/0	T	01/01/1000	Priority Claimed
(List prior	11/267168	<u>Japan</u>	21/September/1999	XX Yes No
foreign	(Number)	(Country)	(Day/Month/Year Filed)	
applications.				Yes No
See note A on	(Number)	(Country)	(Day/Month/Year Filed)	
back of this				Yes No
page)	(Number)	(Country)	(Day/Month/Year Filed)	
				Yes No
	(Number)	(Country)	(Day/Month/Year Filed)	
(See note B on back	c of this page)	See attached list	for additional prior foreign appl	ications
I hereby claim prior	rity benefits under Title 35,	United States Code,	§ 119 (e) of any provisional appl	lication(s) for patent listed below
	,			
(List prior				
provisional	(Serial Number)	(Day/Month/Ye	ar Filed)	
applications.)				
				
	(Serial Number)	(Day/Month/Ye	ar Filed)	
	(Serial Number)	(Day/Month/Ye	ar Filed)	
	(Dollar Hamoot)	(20),1,20,1011 10		

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

and Els			i.,		The state of the s	a man an an an a same an an
(List Prior U.S.						
Applications)	(Appln. Serial No.)	(Filing Date)	(Status: Pat	ented, Pendir	ng, Abandoned)	
	(Appln. Serial No.)	(Filing Date)	(Status: Pat	ented, Pendir	ng, Abandoned)	
	(Appln. Serial No.)	(Filing Date)	(Status: Pate	ented, Pendir	ng, Abandoned)	
	following attorney(s) and/o	r agent(s) to prose	cute this appli	cation and to	transact all business i	n the Patent and
Trademark Office co	onnected therewith:					
		238				
		PATENT TRADE	EMARK OFFICE			
	Please dire	ct all communicati	ons to the follo	wing address	3:	
		238	350			
		PATENT TRADE	MARK OFFICE			
are believed to be tr made are punishable	t all statements made herein of rue; and further that these state by fine or imprisonment, of pardize the validity of the app	atements were mader both, under Title	de with the kno e 18 of the Uni	wledge that ted States C	willful false statement	s and the like so
(See note C	Full name of sole or first	inventor (given na	ıme, family na	me) Taku	shi KIMURA	
above)						<u> </u>
1,00	Inventor's signature	Takushi Ki	mura I	Date	July 3, 2001	<u>'</u>
•	Residence Kawasaki, Ja	pan JP	Citizer	iship <u>Japa</u>	nese	<u> </u>
	Post Office Address <u>c/o</u> <u>Ka</u>	FUJITSU GENEI magawa 213-8502,		6, Suenaga,	Takatsu-Ku, Kawasak	<u>i-Shi,</u>
Full name of second	l inventor (given name, fami	ly name)Ma	samichi NAK	AJIMA		
Inventor's signature	Masawichi No	aka jina	Date	July :	2001	
Residence Kawasa	——————————————————————————————————————		Citizenship			
Post Office Address	c/o FUJITSU GENERAL	LTD. 1116, Suena	aga, Takatsu-K	u, Kawasaki	-Shi,	
	Kanagawa 213-8502, Japa	an ·				
Full name of third in	nventor (given name, family	name)				
		Date				
Residence	Citizenship					
Full name of fourth	inventor (given name, famil	y name)				
Inventor's signature			Date			

Inventor's signature _______ Date _____ Residence _____ Citizenship _____

Citizenship _____

Residence ____

Post Office Address _____

Full name of fifth inventor (given name, family name)

Post Office Address _____